|
|
|
ASIC Front-End ¼³°è´ã´ç |
µî·ÏÀÏ : 2018-07-05ÁßÁö |
 |
|
|
| ȸ»ç¼Ò°³ |
°æÀï·ÂÀÖ°í ¹Ì·¡°¡ ¿·ÁÀÖ´Â ¹ÝµµÃ¼¼³°è¾÷ü
ÀÚ°Ý»çÇ×: Synthesis, DFT Insertion, STA, Logic Simulation [NC-Verilog, VCS] °¡´ÉÀÚ
Synopsys Software »ç¿ë °¡´ÉÀÚ ¿ì´ë [Design Compiler, DFT Compiler, Prime Time µî] |
|
|
| ±â¾÷ÇüÅ |
±¹³»±â¾÷ / Áß°ß±â¾÷ |
 |
|
|
| ¸ðÁýºÎºÐ |
¹ÝµµÃ¼ - Àü¹®±â¼úÁ÷>system/designEngineer |
|
|
| °í¿ëÇüÅ |
Á¤±ÔÁ÷ |
|
|
| ´ã´ç¾÷¹« |
ASIC Front-End ¼³°è´ã´ç |
|
|
| ä¿ëÁ÷±Þ |
ÀÏ¹Ý |
|
|
| ¿¬ ºÀ |
º°µµÇùÀÇ
|
|
|
| º¹¸®ÈÄ»ý |
¸Å·ÂÀûÀÎ ¿¬ºÀ½Ã½ºÅÛ Á¦°ø |
|
|
| ±Ù¹«Áö¿ª |
|
 |
|
|
| °æ ·Â |
2.5~8 |
|
|
| ¼º º° |
¹«°ü |
|
|
| ÇÐ ·Â |
Àü¹®´ëÇÐÁ¹¾÷ÀÌ»ó |
|
|
| ³ª ÀÌ |
27~35 |
|
|
| ¿ì´ë»çÇ× |
ȸ»ç¼Ò°³¿¡ ±âÀç |
 |
|
|
| ¸¶ °¨ ÀÏ |
ä¿ë½Ã ¸¶°¨ |
|
|
| ÀüÇü¹æ¹ý |
¼·ùÁ¢¼ö ÈÄ ¸éÁ¢ |
|
|
| Á¦Ãâ¼·ù |
±¹¹®À̷¼ |
 |
Tel : 010-5466-5007 / srl@prohr.co.kr |
 |
|